








8		7		6		5		4		3		2		1																																																																					
THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.												REVISIONS																																																																							
												REV	DESCRIPTION		DATE	APPROVED																																																																			
												A	INITIAL RELEASE		07SEP23	M. CEE																																																																			
												A	CHANGES PER ECR-124234		10JAN25	M. CEE																																																																			
EVAL-AD9954-ARDZ SCHEMATIC REV (A) PAGE 2 - POWER CIRCUIT & ARDUINO HEADER PAGE 3 - AD9954 CIRCUIT																																																																																			
8		7		6		5		4		3		2		1																																																																					
P.O SPEC.		BK/BD SPEC.		SOCKET OEM		OEM PART#		HANDLER		<table><tr><td>TEMPLATE ENGINEER</td><td>DATE</td><td colspan="2" rowspan="4"> SCHEMATIC ANALOG DEVICES </td></tr><tr><td>HARDWARE SERVICES</td><td>07SEP23</td></tr><tr><td>HARDWARE SYSTEMS</td><td></td></tr><tr><td>TEST ENGINEER</td><td></td></tr><tr><td>COMPONENT ENGINEER</td><td>07SEP23</td><td colspan="2" rowspan="4"> HW TYPE : Customer Evaluation Z Product(s): AD9954 : AD9953, AD9952, AD9951, AD9859 PACKAGE : LeadCount-lead 7X7_MM TQFP_EP-family : Pitch-pitch StyleVendor Style <User Define> <User Define> <User Define> </td></tr><tr><td>TEST PROCESS</td><td></td></tr><tr><td>HARDWARE RELEASE</td><td>07SEP23</td></tr><tr><td>K. JABATAN</td><td></td></tr><tr><td>DESIGNER</td><td>07SEP23</td><td>MASTER PROJECT TEMPLATE</td><td>TESTER TEMPLATE</td><td colspan="2" rowspan="2">DRAWING NO.</td><td rowspan="2">REV.</td></tr><tr><td>E. DELOS REYES</td><td>TBD</td><td></td><td>064489_c</td></tr><tr><td>PTD ENGINEER</td><td rowspan="2">07SEP23</td><td colspan="2">UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES</td><td colspan="2" rowspan="2">02_076302-04</td><td rowspan="2">B</td></tr><tr><td>M. CEE</td></tr><tr><td>CHECKER</td><td></td><td colspan="2">TOLERANCES</td><td colspan="2">SHEET 1</td><td>OF 3</td></tr><tr><td></td><td></td><td>DECIMALS</td><td>FRACTIONS</td><td>ANGLES</td><td colspan="2"></td></tr><tr><td></td><td></td><td>X.XX +-0.010</td><td>+1/32</td><td>+2</td><td colspan="2"></td></tr><tr><td></td><td></td><td>X.XXX +-0.005</td><td></td><td></td><td colspan="2"></td></tr></table>		TEMPLATE ENGINEER	DATE	SCHEMATIC ANALOG DEVICES		HARDWARE SERVICES	07SEP23	HARDWARE SYSTEMS		TEST ENGINEER		COMPONENT ENGINEER	07SEP23	HW TYPE : Customer Evaluation Z Product(s): AD9954 : AD9953, AD9952, AD9951, AD9859 PACKAGE : LeadCount-lead 7X7_MM TQFP_EP-family : Pitch-pitch StyleVendor Style <User Define> <User Define> <User Define>		TEST PROCESS		HARDWARE RELEASE	07SEP23	K. JABATAN		DESIGNER	07SEP23	MASTER PROJECT TEMPLATE	TESTER TEMPLATE	DRAWING NO.		REV.	E. DELOS REYES	TBD		064489_c	PTD ENGINEER	07SEP23	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		02_076302-04		B	M. CEE	CHECKER		TOLERANCES		SHEET 1		OF 3			DECIMALS	FRACTIONS	ANGLES					X.XX +-0.010	+1/32	+2					X.XXX +-0.005					SIZE	SCALE	CODE ID NO.		
TEMPLATE ENGINEER	DATE	SCHEMATIC ANALOG DEVICES																																																																																	
HARDWARE SERVICES	07SEP23																																																																																		
HARDWARE SYSTEMS																																																																																			
TEST ENGINEER																																																																																			
COMPONENT ENGINEER	07SEP23	HW TYPE : Customer Evaluation Z Product(s): AD9954 : AD9953, AD9952, AD9951, AD9859 PACKAGE : LeadCount-lead 7X7_MM TQFP_EP-family : Pitch-pitch StyleVendor Style <User Define> <User Define> <User Define>																																																																																	
TEST PROCESS																																																																																			
HARDWARE RELEASE	07SEP23																																																																																		
K. JABATAN																																																																																			
DESIGNER	07SEP23	MASTER PROJECT TEMPLATE	TESTER TEMPLATE	DRAWING NO.		REV.																																																																													
E. DELOS REYES	TBD		064489_c																																																																																
PTD ENGINEER	07SEP23	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES		02_076302-04		B																																																																													
M. CEE																																																																																			
CHECKER		TOLERANCES		SHEET 1		OF 3																																																																													
		DECIMALS	FRACTIONS	ANGLES																																																																															
		X.XX +-0.010	+1/32	+2																																																																															
		X.XXX +-0.005																																																																																	
D	1:1	CodeID																																																																																	









POWER CIRCUIT



PULLDOWN RESISTORS



ARDUINO UNO SHIELD TEMPLATE (REV B)



NOTE: USING THE UART SIGNALS MAY INTERFERE WITH THE SERIAL MONITOR ON OFFICAL ARDUINO BOARDS SUCH AS THE UNO, MEGA, DUE, ETC.

ANALOG DEVICES		SCHEMATIC			
THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSES DEPENDANTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.		HW TYPE : Customer Evaluation Z			
		Product(s): AD9954			
		: AD9953, AD9952, AD9951, AD9859			
		DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_076302-04	REV B	
PTD ENGINEER M. CEE		SIZE D	SCALE 1:1	SHEET 2	OF 3

NOTE 1

THE FULL-SCALE DAC OUTPUT CURRENT IS CONTROLLED BY MEANS OF AN EXTERNAL RESISTANCE R25 (RSET) CONNECTED BETWEEN THE DAC RSET PIN AND GROUND. RESISTOR VALUES FOR FULL-SCALE CURRENT ARE AS FOLLOWS: 3.92KOHM = 10MA, 5.23KOHM = 7.5MA, 7.87KOHM = 5.0MA, 15.8KOHM = 2.5MA

NOTE 2


C20 IS USED FOR A SIMULATED CAPACITANCE LOAD FOR THE COMPARATOR OUT. THIS CAPACITANCE VALUE SHOULD NOT EXCEED 10PF.

NOTE 3




CAPACITORS C6 AND C7 SHOULD BE SOLDERED IN PLACE WHEN THE REF CLK INPUT IS USED. CAPACITORS C8 AND C9 SHOULD BE SOLDERED IN PLACE WHEN CRYSTAL Y1 IS USED IN CONJUNCTION WITH THE INTERNAL OSCILLATOR.

NOTE 4

USE EITHER RESISTORS R18 AND R19 (COMPARATOR INPUTS) OR R23 AND R24 (FILTERED OUTPUT) FOR IOUT AND IOUTB. DO NOT USE BOTH SETS AT THE SAME TIME.



NOTE 1



THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY OWNED ANALOG DEVICES.

REVISIONS				
REV	DESCRIPTION	DATE	APPROVED	

SCHEMATIC				
HW TYPE : Customer Evaluation Z				
Product(s) : AD9954				
: AD9953, AD9952, AD9951, AD9859				
DESIGN VIEW	DRAWING NO.		REV	
<DESIGN_VIEW>	02_076302-04		B	
PTD ENGINEER	SIZE	SCALE	SHEET	OF
M. CEE	D	1:1	3	3